RTL Verification Engineer / FPGA Verification Engineer
Clue
, Madrid,
hace 2 meses
... using an HDL language (VHDL, System Verilog) RTL Verification is an essential part of your toolbox set (Directed test benches, formal verification, UVVM, verification ...
es.talent.com