▷ Solo Quedan 24h: Design Verification Engineer
TechTeamz
, León,
hace 3 días
... and maintain testbenches using Verilog, VHDL, or SystemVerilog.- Perform block-level ... ASIC verification.- Proficiency in Verilog, VHDL, or SystemVerilog for testbench development.- ...
es.talent.com